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[57] ABSTRACT 
A cointegrated high frequency oscillator including a 
thin ?lm resonator and active devices formed on the 
same semiconductor substrate and by a process which is 
compatible with formation of both the thin ?lm resona 
tor and the active devices. The processes utilized in 
formation of the thin ?lm resonator are adapted to mi 
croelectronic processing techniques such that the steps 
of formation of the active devices and the thin ?lm 
resonator can be intermixed to the degree necessary to 
allow, for example, the metallization layers to serve as 
elements both of the active devices and the thin ?lm 
resonator. 
21 Claims, 4 Drawing Sheets 
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HIGH FREQUENCY OSCILLATOR COMPRISING 
COINTEGRATED THIN FILM RESONATOR AND 
ACTIVE DEVICE 
FIELD OF THE INVENTION 
This invention relates to electronic oscillators, and 
more particularly to oscillators capable of operating at 
very high frequencies and incorporating active devices 
interconnected with one or more thin ?lm resonators. 
BACKGROUND OF THE INVENTION 
It has been proposed to utilize thin ?lm resonators, 
such asstacked crystal ?lters, as the frequency selective 
element along with active devices in high frequency 
oscillator circuits. For example, in commonly assigned 
Thompson et.al. US. application Ser. No. 358,624, now 
U.S. Pat. No. 4,988,957, there is disclosed a thin ?lm 
resonator in the form of a stacked crystal ?lter con 
nected as the feedback element in an ampli?er circuit 
for oscillation at high frequencies. The exemplary em 
bodiment disclosed in the patent application was a mi 
crostrip implementation, although the desirability of 
cointegration was noted. 
One of the dif?culties involved in cointegrating the 
thin ?lm resonator and active devices in a monolithic 
high frequency oscillator is the fact that the processes 
for producing the active devices and thin ?lm resonator 
are not in all respects compatible. In order to achieve a 
high quality high frequency oscillator, the characteris 
tics of both the active devices and the thin ?lm resona 
tor must be optimized, and the processing techniques 
for forming those respective devices, to the extent they 
are incompatible, prevent the optimization of the char 
acteristics of both. Certain incompatibilities also have a 
signi?cant negative impact on yield. 
Taken separately, the technology for fabricating high 
frequency (greater than 2 GHz) junction or trench 
isolated buried junction transistors (BJT’s) is well 
known. Various techniques have also been developed 
and published for forming thin ?lm resonators, although 
those techniques have certain shortcomings. 
The basic thin ?lm resonator technology uses DC 
magnetron sputtered highly-oriented thin ?lms of di 
electric material, preferably aluminum nitride (AlN) or 
zinc oxide (ZnO). The dielectric ?lm is deposited be 
tween a pair of conductive electrodes, typically thin 
?lm aluminum electrodes, and the electrodes serve not 
only as electrical interconnections, but also acoustic 
re?ecting surfaces for guiding and trapping the acoustic 
energy in the dielectric thin ?lm. The acoustic cavity 
for the resonator is de?ned by the piezoelectric-silicon 
composite membrane structure. That membrane should 
be of low mass for high frequency operation, and that, 
in turn usually requires the removal of substrate mate 
rial underlying the membrane portion of the thin ?lm 
resonator. It has been typical to accomplish that by ?rst 
forming a highly doped p+ region near the top surface 
of the semiconductor substrate, then etching an aper 
ture from the bottom surface terminating at the p+ 
layer, which functions as an etchant stop. The thin ?lm 
resonator is then formed on the p+ membrane. After 
formation of the thin ?lm resonator, a selective etching 
process removes the p+ membrane, leaving the resona 
tor suspended. 
The etching processes for producing that device are 
such that it has not been practical to form the semicon 
ductor portions of the active device prior to the ?nal 
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etching of the thin ?lm resonator. Thus, the wafer must 
be substantially fabricated with respect to the thin ?lm 
resonator before the process for formation of the cointe 
grated semiconductor devices can begin. However, the 
process of producing the p+ membrane and the subse 
quent etching steps, as well as the steps involved in 
formation of the thin ?lm resonator, have a tendency to 
propagate defects into the semiconductor substrate 
which in turn limit the ability to form reliable semicon 
ductor devices in that substrate. For these as well as a 
variety of other reasons, such as the incompatibility of 
the p+ implant with the n-type diffusions needed for 
the high frequency transistors, cointegration has not ' 
been entirely feasible. Indeed, the hybrid nature of the 
devices is believed to have been conventional rather 
than the exception because of the incompatibility of the 
processes forming the two types of devices. 
SUMMARY OF THE INVENTION 
In view of the foregoing, it is a general aim of the 
present invention to provide a process for producing a 
cointegrated high frequency oscillator using a thin ?lm 
resonator and one or more high frequency semiconduc 
tor active devices, and in which both types of devices 
are formed in proximity on the same semiconductor 
substrate in a process which is substantially integrated. 
In that respect, it is an object of the present invention 
to provide a cointegrated high frequency oscillator in 
which the thin ?lm resonator portion of the cointe 
grated device is formed by a process which allows for 
substantial completion of the active device before met 
allization for the thin ?lm resonator need be deposited. 
It is a general object of the present invention to pro 
duce an integrated oscillator which is comparatively 
simple to fabricate, and thus comparatively inexpensive 
in mass production, by integrating the process steps 
which form the active semiconductive devices with the 
process steps for forming the thin ?lm resonator. Fur 
ther in that regard, an object is to utilize process tech 
niques and conditions in connection with formation of 
the thin ?lm resonator which allow for initial formation 
of the semiconductor regions in the substrate before 
metallization layers for the thin ?lm resonator are de 
posited. 
According to one particular aspect of the invention, 
an object is to form a highly integrated application 
speci?c integrated circuit which includes both thin ?lm 
resonator devices and active devices (as well as ancil 
lary devices such as resistors, capacitors and inductors) 
and to form such application speci?c integrated circuit 
using a set of process conditions which are highly com 
patible and integratable to allow for economical de?ni 
tion of a variety of integrated oscillators by de?nition of 
a metallization pattern for the reasonably inexpensive 
application speci?c integrated circuit. 
It is a resulting object to achieve high frequency 
oscillators which have heretofore required substantial 
design effort in a simple and efficient manner, and on a 
single integrated semiconductor chip. 
It is a feature of the invention that an integrated oscil 
lator is con?gured without the need for a p+ membrane 
in formation of the thin ?lm resonator, such that the 
resonator formation aspects of the process are entirely 
compatible with the process steps for producing the 
active devices. 
It is a feature of the present invention, according to 
one aspect, that a thin ?lm resonator and one or more 
5,075,641 
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active devices are integrated on the same semiconduc 
tor substrate with formation of one of the metallization 
layers, which is an element of both the active device 
and thin ?lm resonator, being the unifying process step 
in integrating the devices. According to that feature, 
the invention provides a process for forming the thin 
?lm resonator portion of the circuit which is entirely 
compatible with preformation of the doped regions of 
the active device, so that the active device doping can 
take place before metallization for the thin ?lm resona 
tor commences. 
According to a subsidiary feature of the invention, an 
application speci?c IC (ASIC) is provided which in 
cludes a number of thin ?lm resonators, a relatively 
large number of transistors, and ancillary passive de 
vices, which are capable of simple interconnection in a 
multitude of ways (in an application speci?c designed 
interconnection metallization layer) to provide a truly 
integrated oscillator in the high frequency range typi 
cally served by hybrid devices. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Other objects and advantages will become apparent 
from the following detailed description when taken in 
conjunction with the drawings, in which: 
FIG. 1 is a diagram schematically illustrating a coin 
tegrated circuit exemplifying the present invention, and 
including a thin ?lm resonator and a transistor which 
can be connected as a cointegrated oscillator; 
FIG. 2 is a diagram similar to FIG. 1 but illustrating 
a stacked crystal ?lter as the thin ?lm resonator ele 
ment; 
FIGS. 3a-3g sequentially illustrate the process steps 
for forming a cointegrated oscillator exemplifying the 
present invention; 
FIG. 4 is a diagram illustrating an application speci?c 
IC (ASIC) which can be con?gured as an embodiment 
of the present invention; and 
FIG. 5 is a block diagram illustrating the interconnec 
tions between a thin ?lm resonator and an active device 
in the formation of a cointegrated high frequency oscil 
lator. 
While the invention will be described in connection 
with certain preferred embodiments, there is no intent 
to limit it to those embodiments. On the contrary, the 
intent is to cover all alternatives, modi?cations and 
equivalents included within the spirit and scope of the 
invention as de?ned by the appended claims. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
Turning now to the drawings, FIG. 1 is a diagram 
which schematically illustrates the cointegration of 
active devices and thin ?lm resonators to form an inte 
grated oscillator. The integrated device is based on a 
semiconductor substrate 20 which has upper 21 and 
lower 22 opposed surfaces, which are generally planar 
and parallel. A ?rst region 24 formed on the substrate 20 
is used for formation of an active device, in the illus 
trated embodiment a trench isolated buried junction 
transistor 25. That type of transistor is particularly 
suited to high frequency applications, and thus is the 
currently preferred form of active device. However, 
other types of active transistor type devices can also be 
utilized where desired. Juxtaposed to the transistor 25 is 
a second region 26 which serves as a region for forma 
tion of a thin ?lm resonator 27. An aperture 28 formed 
below the thin ?lm resonator 27 frees a membrane por 
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tion 29 for acoustic vibration so that the thin ?lm reso 
nator can operate in the fundamental mode. When over 
moded operation is desired, the semiconductor sub 
strate, or portions thereof, need not be removed. 
Referring in greater detail to the transistor 25, it is 
seen that a pair of trenches 30 are provided for isolating 
the active device from the remainder of the devices 
formed in a doped layer 31 in the substrate. The transis 
tor 25 includes additional patterned doped regions 
forming an emitter 32 located centrally of the device, an 
intermediate base 33, and a collector 34 formed in the 
lower portion of the doped layer 31. The manner of 
forming the transistor will be described in greater detail 
below. Suffice it to say for the moment that the dopant 
impurities which form the base, emitter and collector 
are deposited by conventional techniques, such as diffu 
sion or ion implantation, into the surface of the sub 
strate, or into layers such as epitaxially 'grown layers 
formed on the surface of the substrate. When it is de 
scribed herein that the dopant regions are associated 
with the ?rst surface of the substrate, what is intended 
is a broad description of formation of the active semi 
conductor device on that surface, whether or not it 
includes epitaxial grown layers, and whatever means 
are used for formation of the patterned doped regions 
which make up the n-type or p-type doped regions of 
the semiconductor device. 
Turning to the thin ?lm resonator, it is seen that FIG. 
1 illustrates a two terminal device including a lower 
metal electrode 36, and an upper metal electrode 37 
sandwiching an intermediate thin ?lm piezoelectric 
layer 38. The metal electrodes 36, 37 as will be de 
scribed in greater detail below, are typically thin ?lm 
electrodes deposited as by sputtering or electron beam 
evaporation. It is important that the metallic layer form 
ing metal electrode 36 be smooth, thin and continuous 
and provide a smooth surface for receiving a highly 
oriented thin ?lm of piezoelectric material. The piezo 
electric thin ?lm layer 38 is deposited as by DC magne 
tron sputtering, following which the upper electrode 37 
is deposited. In practicing certain aspects of the inven 
tion, it is ef?cient to utilize the lower metal electrode 36 
as one of the interconnections to the active device rep 
resented by transistor 25, and thus the metallization 
layer 36 will typically extend to and connect with one 
of the electrodes in the active device. However, in 
certain other embodiments of the invention, such as 
those which provide an application speci?c lC provid 
ing for ?exibility of interconnection of individual ele 
ments, the resonator and active devices may not be 
interconnected at the formation stage. 
The ability to form a thin ?lm resonator 27 and an 
active device such as transistor 25 in close juxtaposition 
as illustrated in FIG. 1 is provided in substantial mea 
sure by the integrated process according to the present 
invention. In practicing the invention, and as will be 
described in greater detail in connection with FIG. 3, 
the dopant layers for forming the active device 25 are 
?rst deposited into the top surface of the semiconductor 
substrate. Following that, the ?rst metallization for the 
thin ?lm resonator is deposited, followed by the subse 
quent steps for forming piezoelectric layers and addi 
tional electrodes for the thin ?lm resonator. The thin 
?lm resonator is formed on the substrate at a time when 
the substrate is strong and capable of withstanding the 
various processes for formation of the foregoing ele 
ments. Having formed the thin ?lm resonator, the active 
device, metallization for the contacts, and interconnec 
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tions if desired, the partly formed device is then sub 
jected to an etching step which removes all or at least a 
portion of the substrate material from below the mem 
brane portion of the thin ?lm resonator. In accordance 
with the invention, the etching step is adapted to selec 
tively etch the pure silicon of the substrate, while being 
relatively nonreactive to the materials formed on the 
upper surface of the device, such as the metallization 
and the dielectric which are exposed on that upper 
surface. Thus, the process steps provide for a relatively 
non-fragile wafer during the numerous steps needed to 
deposit the dopant impurities, perform the lithographic 
steps, etching steps, sputtering steps and the like, then, 
late in the process, after the majority of the process 
steps are completed, etches away the necessary material 
to free the resonator, but accomplishes the etching step 
in such a way that the delicate and previously formed 
resonator and active elements are not damaged. The 
ability to accomplish that is particularly signi?cant 
when one compares the mass of silicon which must be 
removed from below the resonator with the compara 
tively smaller mass and size of the portions of the devide 
which must be protected. 
Turning to FIG. 2, there is shown an alternative form 
of the integrated device of FIG. 1, which incorporates 
a stacked crystal ?lter 30 as the thin ?lm resonator. As 
is well known, the stacked crystal ?lter includes a lower 
electrode 31 and a ?rst piezoelectric thin ?lm 32, an 
intermediate electrode 33, a second piezoelectric thin 
?lm 34, and an upper electrode 35. In oscillator applica 
tions, it is often desirable to bring all of the electrodes 
31, 33 and 35 out to conductive pads (such as for appli 
cation in an ASIC) so that one of the ports, i.e., the 
resonator existing between electrodes 31 nd 33 serves as 
the input port, while the second and coupled port, the 
resonator existing between electrodes 33 and 35, func 
tions as the output port. 1 
In a dedicated intergrated circiut, the electrodes 31, 
33 and 35 will be connected to particular terminals in 
the active device represented by transistor 25. It will 
also be appreciated that in a dedicated integrated cir 
ciut, the active device represented by transistor 25 is 
indeed only represented by that transistor, and that 
usually a more complex ampli?er including multiple 
transistors and other devices will be used. Often the thin 
?lm resonator, represented by the stacked crystal ?lter, 
will be connected in the feedback path of the ampli?er 
to form an oscillator. For the details of circiut intercon 
nections for such an ampli?er, reference can be made to 
the aforementioned Thompson et.a1. application. 
Turning now to FIGS. 3a—3g, there are illustrated a 
sequence of process steps and the state of formation of 
the device as it progresses from step to step beginning 
with a raw semiconductor substrate through the manu 
facture of a cointegrated oscillator. It will be appreci 
ated that the process steps relate to formation of a single 
thin ?lm resonator, in the present instance a two elec 
trode device, which is representative of a broader range 
of thin ?lm resonators, and a single transistor, which 
also is representative of a more complex active circuit. 
Thus, while the masking will be more complex for for 
mation of devices of the necessary complexity, the se 
quence of process steps will remain substantially the 
same. 
In addition, the process steps for forming the active 
device are those used in connection with formation of a 
trench isolated buried junction transistor which, as 
noted above, is the currently preferred form of high 
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frequency device. However, the invention should not 
be construed as limited to use of that type of device, and 
the illustration of the detailed steps for formation of a 
trench isolated buried junction transistor are simply 
intended to illustrate the compatibility between the 
conventional integrated circuit process steps and the 
steps for formation of the thin ?lm resonator. 
With that in mind, turning to FIG. 30, there is shown 
a semiconductor substrate 40 having an upper planar 
surface 41 and a lower planar surface 42 which are 
substantially parallel. The substrate 40 in the present 
illustration is preferably a p-type silicon wafer, approxi 
mately 100 micrometers n thickness, with both sides 
polished. An n+spreader layer 43 and an n—type drift 
layer 44 are epitaxially grown on the top surface 41 of 
the substrate. When used in connection with a buried 
unction transistor, the n+layer 43 will function as a 
collector, and the base and emitter will be formed in the 
n—layer 44. 
Having thus formed the doped layers 43, 44 on the 
upper surface 41 of the substrate 40, the upper surface 
(over the epitaxially grown layers) is masked or pat 
terned as by photolithography, to de?ne trenches 45 
which isolate all of the transistors, resistors and capaci 
tors, as shown in FIG. 3b. Trenching is then performed 
using conventional reactive ion etching (RIE) tech 
niques. 
After formation of the trenches, the trenches are then 
?lled to provide surface planarity. Trench re?ll is ac 
complished using thermally grown silicon dioxide, or 
utilizing polysilicon and thermal silicon dioxide trench 
?ll. The polysilicon re?ll process is preferred because it 
minimizes the overall degree of thermal processing 
required. Polysilicon is deposited by means of chemical 
vapor deposition in an epitaxial reactor. Having re 
stored surface planarity, a mask is formed over the 
upper surface and patterned by photolithography to 
de?ne sinker apertures 48 (see FIG. 3b). The sinkers 48 
are ?lled, for example by conventional liquid phase 
epitaxy, with n+material intended to provide a low 
resistivity connection to the layer 43 which serves as 
the transistor collector. 
FIG. 3c then illustrates the subsequent step of form 
ing guard rings 50 in the base region of the transistor. 
The guard ring, as is well known, enhances high fre 
quency operation in this type of device. The rings 50 are 
formed by diffusing of p-type material into the substrate 
through an appropriately de?ned mask. A low resistiv 
ity base region 52 is also provided by diffusing p-type 
material of higher concentration than in the guard rings 
into the base region 52, as illustrated in FIG. 3d. The 
masks for guard ring diffusion as shown in FIG. 30, and 
main base diffusion as shown in FIG. 3d can be similar, 
with a common portion de?ning the exterior outside of 
the ring, an intermediate central portion being present 
for de?nition of the guard rings, then removed during 
the main base diffusion. 
Having formed the base and the guard ring structure 
illustrated in FIGS. 3c and 3d, an emitter diffusion is 
then performed as further illustrated in FIG. 3d. An 
appropriate mask formed in an insulator layer 53 is 
utilized to expose a central portion of the base region 52, 
and n—type dopant impurities diffused into the unmasked 
central portion to form an n—type emitter region 54 
centrally of the previously formed p-type base region. 
The emitter diffusion is preferably fairly shallow to 
provide an active base region thickness below the emit 
ter region of about 0.25 microns or less. 
5,075,641 
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As is also shown in FIG. 3d, the insulator layer 53 
which had been patterned to form the emitter S4 is 
further patterned and etched to form base vias 56 allow 
ing electrical contact with the base region 52. Thus, as 
the partly completed device exists in FIG. 3d, all of the 
patterned regions for the semiconductor are doped with 
the appropriate conductivity impurities and the device 
is prepared to receive metallization for connection to 
the various electrodes of the active device, in the illus 
trated embodiment to the base, emitter and collector of 
the transistor. Thus, the emitter 54 is exposed through 
the aperture in insulator 53 which allowed the emitter 
diffusion. The base is exposed through vias 56 formed in 
the insulator layer 53. And the collector is exposed via 
sinker contacts 48. 
In accordance with the invention, complementary 
process steps are then utilized to form the thin ?lm 
resonator in juxtaposition with the partly formed active 
semiconductor device. Thus, in the exemplary process 
of FIG. 3, FIG. 3e illustrates the deposition of a ?rst 
conductive layer 60 which, in that illustrated embodi 
ment, serves not only as the lower electrode for the thin 
?lm resonator, but also as interconnecting metallization 
with the active device. Thus, it is seen that the layer 60 
is deposited in a region 62 in which the thin ?lm resona 
tor will be formed, and also extends to form electrical 
contact with the sinker 48 and thus is in electrical 
contact with the collector of the active device. It is 
noted that the connection to the collector is only exem 
plary, with FIG. 3 being intended to illustrate the ability 
to interconnect the devices, rather than the speci?c 
terminals which need to be interconnected in a particu 
lar con?guration. It will be apparent that by appropriate 
air bridge techniques, for example, the metallization 60 
can be connected to any of the base or emitter contacts 
of the transistor if desired. 
In utilizing the metal layer 60 as both an electrode of 
the thin ?lm resonator as well as a conductor connected 
to the semiconductor device, it is desirable to utilize 
silicon doped aluminum (l%—2%) to enhance the func 
tion of the conductor as a contact metal. The metal 
layer is preferably deposited by RF sputtering or elec 
tron beam evaporation. RF sputtering is desirable be 
cause it achieves better contact with the active region of 
the semiconductor device. 
Having deposited the metallization 60, the metal is 
then covered with a photoresist, patterned and etched 
to form the metal layer into the desired pattern. The 
desired pattern will include a comparatively large area 
(e. g., 400 by 400 micron rectangular area) as the resona 
tor section of the thin ?lm resonator, as well as thin 
interconnecting conductors to the active device. When 
formed as an ASIC, the metallization can also include 
conventional contact pads. 
After the photoresist is stripped from the device in 
the condition illustrated in FIG. 3e, the process pro 
ceeds to the stage illustrated in FIG. 3f which includes 
the formation of the thin ?lm piezoelectric layer 62. The 
piezoelectric layer 62 is preferably of AlN deposited in 
an oriented ?lm by DC sputtering. An available tech 
nique for patterning the AlN layer over the lower met 
allization 60 is by sputtering through a ?xed mask. 
However, in practicing the present invention, it is pres 
ently preferred to use a dielectric liftoff process for 
patterning of the AlN piezoelectric layer. 
In utilizing the dielectric liftoff process, an initial 
layer, which will serve as a sacri?cial layer in the di 
electric liftoff process, is ?rst deposited. It is currently 
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preferred to utilize zinc oxide as the sacri?cial layer and 
to deposit that material by sputter deposition using a 
DC magnetron. A zinc target is utilized in an oxygen 
plasma to deposit a ZnO layer, preferably about 5 mi 
crons in thickness, over the entire upper surface of the 
device. The zinc target is then removed and a silicon 
target put in its place to deposit about 1000 A of silicon 
dioxide over the ZnO layer. A layer of photoresist is 
then spread over the silicon dioxide and photolitho 
graphically patterned to create windows in which the 
aluminum nitride is to be formed. The silicon'dioxide is 
then etched, using a buffered hydrogen ?uoride solu 
tion. Following etching of the window in the silicon 
dioxide, the zinc oxide is then etched using hydrochlo 
ric acid. The double etching leaves a shelf of silicon 
dioxide over a cavity in the ZnO which exposes the 
aluminum below the zinc oxide layer. 
Having thus opened windows over the aluminum in 
the areas in which the piezoelectric resonator material is 
to be deposited, the device is returned to the DC mag 
netron. Using a highly pure aluminum target (99.999% 
purity) in a nitrogen atmosphere, a very pure thin and 
smooth layer of aluminum nitride is deposited, approxi 
mately 5 microns in thickness. ' 
After deposition of the aluminum nitride ?lm, the 
wafer is then soaked in dilute hydrochloric acid which 
tends to dissolve the ZnO. That process is convention 
ally known as dielectric liftoff. In the present instance, 
the aluminum nitride in regions other than the window 
is removed, leaving an aluminum nitride thin ?lm de 
posited over and in intimate contact with the aluminum 
in the region which had been de?ned by the window. 
The partially completed device at this stage is illus 
trated in FIG. 3f.‘ 
The device is then returned to a further photolitho 
graphic process for formation of an upper electrode 64. 
FIG. 3f also shows the upper electrode as deposited 
over the aluminum nitride piezoelectric layer 62, but 
not showing any extensions of the metallization for 
interconnection to the active devices. However, it will 
be apparent that the upper electrode will be brought out 
to contacts (not shown) or interconnections to the ac 
tive device, as will be determined by the particular 
circuit con?guration of the oscillator being constructed. 
The showing of FIG. 3f is simply intended to illustrate 
the process step for forming the upper electrode 64 and 
piezoelectric layer 62, rather than the details of its 
shape. 
The formation of the upper metallization is preferably 
by a liftoff process. Having thus patterned and depos~ 
ited the dielectric layer, the upper metallization is de 
posited by a suitable process such as electron beam 
evaporation. The wafer with deposited upper metalliza 
tion is then soaked in a bath of acetone to dissolve the 
photoresist and lift off the metal in all but the desired 
areas. 
FIG. 3f illustrates the wafer at this stage and includes 
the active device represented by the transistor, the reso 
nator device represented by the thin ?lm resonator, and 
certain of the interconnections. 
In accordance with the invention, when the thin ?lm 
resonator requires a membrane in the area 62, that mem 
brane is then formed by subsequent process steps which 
selectively remove the silicon substrate, but do not 
attack the active device, the thin ?lm resonator, or the 
interconnecting metallization. FIG. 3g illustrates the 
patterning of an aperture 66 on the second surface 42 of 
the substrate 40 and the etching of that aperture in the 
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area 62. It is seen that the etching proceeds until the 
lower aluminum layer 60 is reached, with the aluminum 
layer 60 serving as an etchant stop to de?ne a thin mem 
brane 67 comprising the metallization layers and inter 
mediate aluminum nitride ?lm forming the resonating 
device of the thin ?lm resonator. Further details of the 
etching process will be provided below (as well as addi 
tional detail on the sputtering of the piezoelectric ?lm) 
to better illustrate the practice of the present invention. 
However, at this point, it will be noted that the elements 
which are necessary for an integrated oscillator have 
been formed in an integrated process on the same semi 
conductor substrate and in close juxtaposition. There is 
little requirement in the process steps which form the 
respective devices to require great separation between 
the devices, allowing use of two micron design rules for 
the integrated device. The diffusion pro?les required 
for high frequency transistors are considerably easier to 
obtain in the illustrated process because of the lack of a 
p+ membrane needed for formation of the thin ?lm 
resonator according to prior techniques. As will be 
appreciated from an examination of FIGS. Zia-3f in 
that process flow virtually all device processing is com 
pleted except for the top side circuit de?ning metalliza 
tion before the thin ?lm resonator formation steps are 
initiated. 
FIG. 4 is a diagram illustrating an application-speci?c 
integrated circuit (ASIC) palette or chip 100 which is 
formed from the process according to the present in 
vention for cointegrating active devices with thin ?lm 
resonators. 
ASIC chip 100 includes several thin ?lm resonators 
101, trench isolated npn transistors 102, and resistors 
103. ASIC chip 100 also includes digitally-scaled MOS 
capacitors 104 having fusible links for tuning if neces 
sary, pnp transistors 105, and inductors 106. The re 
maining components on ASIC chip 100 comprise a 
series of test patterns used to perform various tests on 
the components of ASIC chip 100. These test patterns 
are not shown in detail, but area 107 of the ASIC is 
indicated as being reserved for such as test patterns. 
ASIC chip 100 shown in FIG. 4 includes a relatively 
large number of components so that a single ASIC chip 
can be used to design a wide variety of cointegrated 
oscillators, band pass ampli?ers, or other devices opera 
ble at high frequencies. ASIC chip 100 is highly versa~ 
tile, and provides all of the components necessary to 
design and fabricate numerous high frequency devices, 
and therefore eliminates the need for additional micro 
electronic chips in order to complete a particular de 
sign. Thus, ASIC chip 100 can be used to design oscilla 
tors and ampli?ers requiring varying degrees of charac 
teristics such as tunability, stability, and power output. 
A particular cointegrated oscillator or other device can 
be easily realized with ASIC chip 100 by masking a top 
metallization layer across the ASIC chip to intercon 
nect the various components need for a particular de 
sign. 
FIG. 5 is a block diagram showing a basic oscillator 
con?guration 130. FIG. 5 is included to illustrate the 
versatility of ASIC chip 100, and to demonstrate that it 
can be used to encompass a wide variety of designs for 
high frequency oscillators, ampli?ers or other devices. 
For example, oscillator con?guration 130 includes an 
active device 131 and a feedback block 132, which 
includes at least one of the thin ?lm resonators 101, 
connected in a manner to demonstrate that series reso 
nance can be realized with ASIC chip 100. Further, 
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feedback block 133 is connected in a manner to demon 
strate that parallel resonance can also be realized with 
ASIC chip 100. Oscillator con?guration 130 also in 
cludes feedback blocks 134 and 135, and load block 136 
to further illustrate the versatility available from ASIC 
chip 100. 
FIG. 5 also illustrates that ASIC chip 100 includes all 
of the components necessary to complete a particular 
cointegrated high frequency oscillator. Because of the 
close integration and juxtaposition of the various active 
devices, thin ?lm resonators, and ancillary devices such 
as resistors, capacitors and inductors, a metallization 
layer can be deposited on ASIC chip 100 which inter 
connects the components needed for a particular de 
sign. For example, in FIG. 5, active device 131 repre 
sents any of the number of transistors of ASIC chip 100. 
Further, feedback block 133 shown connected in paral- - 
lel to active device 131 can be provided by one of the 
thin ?lm resonators of ASIC chip 100 interconnected 
with any required ancillary devices necessary to com 
plete the particular design of the cointegrated oscillator. 
The signi?cance of providing an ASIC in technology 
previously implemented by hybrid circuits should now 
be appreciated. In the past, the thin ?lm resonator had ' 
typically been formed in a separate process requiring 
the high frequency oscillator to be formed as a hybrid 
device. In accordance with the invention, the process 
steps for forming the active device and the thin ?lm 
resonator are rendered sufficiently compatible to not 
only allow formation of a specialized integrated circuit 
including an ampli?er and the thin ?lm resonator, but 
extending so far as to provide an ASIC including multi 
ple such devices. Thus, the device of FIG. 4 shows a 
plurality of thin ?lm resonators integrated with a large 
plurality of transistors and other ancillary devices, sig 
ni?cantly advancing the technology well beyond prior 
capabilities of hybrid circuits to marry the two types of 
devices. Thus, where a hybrid circuit might previously 
have been required to provide the necessary high fre 
quency crystal controlled stability, now it is possible 
using the ASIC of FIG. 4 to not only provide those 
design requirements in a single cointegrated circuit, but 
to provide the ability to design a wide variety of electri 
cal characteristics into that circuit which is then inte 
grated by simply designing an interconnecting mask 
layer. 
In the process description of FIGS. 3a-3g, particular 
mention was made of the selective etching step for 
removing substrate material from below the membrane 
of the thin ?lm resonator, and also the process step for 
dielectric liftoff in connection with patterning the di 
electric layer of the thin ?lm resonator. Additional 
information will now be given on those two process 
steps. . 
In removing substrate material from below the mem 
brane of the thin ?lm resonator, an anisotropic etching 
process is employed which etches along the (111) crys 
tal axes from the rear surface 42, with the ?rst metal 
layer 60 serving as an etchant stop. The rear surface 42 
of the substrate is masked by suitable materials such as 
a silicon dioxide layer appropriately patterned using 
standard techniques to form windows in the areas 
where the membrane is to be formed. The windows can 
be aligned with the devices formed on the upper surface 
41 as by using infrared alignment techniques. 
The etching solution which has been found to be 
selective to silicon while substantially nonreactive to 
the aluminum nitride and aluminum metallization is a 
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solution of hydrazine and quinoxaline preprocessed as 
will be described below. A desirable solution consists of 
proportions comprising approximately 850 milliliters of 
hydrazine hydrate (85 weight percent solution), 650 
milliliters of deionized water, and approximately 1 gram 
of quinoxaline which had been vacuum distilled to re 
move oxide contamination. The solution is heated to a 
reaction temperature of about 108° C., its boiling point. 
Once the reactor is at temperature, preprocessing is 
commenced by immersing a silicon wafer for a short 
interval, approximately 5 minutes, for example. The 
wafer is then removed and the solution is allowed to 
precondition for a period, preferably at least 3 hours. 
The length of the interval of preconditioning is not 
limited to three hours, and indeed once a solution is 
employed to etch integrated devices on silicon, the 
preconditioning indeed can extend in time for substan 
tially beyond three hours with the solution remaining 
selective to silicon. 
Having preconditioned the etching solution by treat 
ment with silicon and aging, wafers of the type illus 
trated in FIG. 3f are then immersed in the heated solu 
tion for etching. The solution is selective to silicon and 
thus will remove the silicon substrate in the area 66 
de?ned by the windows while not attacking the metalli 
zation or dielectric layers on the upper surface of the 
device. In some cases, it may be desirable to passivate 
the upper surface with a material such as silicon dioxide 
which is not reactive to the etchant. When etching is 
completed, as will be determined when the etching 
reaches the aluminum layer 60 to which the etchant is 
nonreactive, thus serving as an etchant stop, the wafer is 
then removed from the etchant solution, rinsed with 
deionized water and dried, such as in a stream of nitro 
gen gas. 
The signi?cance of the foregoing etchant process will 
be appreciated. in that it provides a mechanism for al 
lowing formation of both the semiconductor device and 
the thin ?lm resonator on wafers which can be readily 
handled in the ordinary semiconductor fabrication pro 
cess ?ow, followed by a subsequent etching step for 
formation of thin ?lm resonator membrane by a selec 
tive etching process which removes the silicon to form 
the membrane without attacking the elements previ 
ously put in place which make up the devices. 
As noted above, the aluminum nitride ?lm is a highly 
oriented and very pure ?lm formed by sputter deposi 
tion. In forming that ?lm, it has been found desirable to 
utilize specialized technique to account for the rela 
tively long deposition times which are required. Those 
techniques involve utilization of a DC magnetron reac 
tive sputtering system which in one implementation 
uses an 1800 watt, 600 volt DC power supply as the 
current source. Typical operating parameters are 5 
mTorr pressure, 0.5 amp current with a voltage drop 
across the nitrogen plasma of about 350 volts. The semi 
conductor substrate is positioned opposite a very pure 
(99.999%) aluminum target. A ring positioned between 
the substrate and target acts as an anode to assist in 
containing and stabilizing the nitrogen plasma. The ring 
typically has a potential of about 40 volts. The plasma 
contains a large number of positively charged ions 
which accelerate into the target, knocking loose atoms 
of aluminum. The aluminum atoms then traverse the 
chamber and deposit on available surfaces. When being 
denosited in the presence of a reactive gas such as nitro 
gen, the aluminum atoms will form compounds, in the 
present instance aluminum nitride. 
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As noted above, the aluminum nitride ?lm is prefera 
bly about 5 microns in thickness in order to provide 
resonator response at about 1 GHz. At optimum deposi' 
tion parameters, approximately 4 hours of deposition 
are required. In addition, the crystal grain growth must 
be oriented in order to provide good piezoelectric re 
sponse. 
Using those relatively long deposition times, the 
chamber of the magnetron becomes electrically insu 
lated, which can result in impurities being dislodged 
from the chamber and deposited in the aluminum nitride 
?lm forming on the semiconductor substrate. 
In accordance with this aspect of the invention, dur 
ing the relatively elongated deposition procedure, a 
layer of aluminum metal is periodically deposited over 
the aluminum nitride buildup on the chamber to prevent 
contamination of the AlN ?lm being deposited on the 
semiconductor substrate. This is accomplished by 
changing the reactive gas in the chamber to argon in 
place of the nitrogen for a brief period. To prevent the 
wafer from being coated with the aluminum during this 
periodic “cleansing” process, a shutter is moved into 
place over the substrate to act as a shield. Thus, at peri 
odic intervals, such as about 30 minutes, during the 
deposition of the aluminum nitride, the shutter is closed 
and the nitrogen atmosphere replaced with argon, to 
coat the walls and other elements of the reactor with an 
aluminum ?lm. The argon is then removed and the 
nitrogen atmosphere returned, following which the 
shutter is opened and aluminum nitride deposition con 
tinued, until the required thickness has been built up. 
The alternating of AlN and Al deposition (with shutter 
closed during Al deposition) is repeated until the re 
quired amount of AlN has been deposited onto the 
semiconductor substrate. This procedure has been 
found to produce substantially purer ?lms than has been 
available using conventional sputtering techniques. 
This disclosure has provided substantial detail on a 
number of related processes which are utilized in the 
formation of active semiconductor devices and thin ?lm 
resonator devices. The details of the process are impor 
tant, but it is of particular signi?cance that the processes 
are all cointegratable for formation of an integrated 
oscillator device which of necessity includes both ac 
tive elements and one or more thin ?lm resonators. The 
process steps unique to the formation of the thin ?lm 
resonator are adapted for forming high quality resona 
tors, freeing the membrane for vibration, and all in a 
manner which is entirely compatible with and not de 
structive of the active semiconductor devices which are 
formed in the integrated process. 
It will thus be appreciated that what has been pro 
vided is an integrated process for formation of high 
frequency oscillators including both resonators and 
active devices, and the resulting device. 
What is claimed is: _ 
1. A cointegrated oscillator comprising, in combina 
tion: 
a semiconductor substrate having opposed ?rst and 
second substantially planar surfaces, 
dopant regions associated with the ?rst surface of the 
substrate and patterned to form at least one active 
device interconnectable to serve as an ampli?er, 
a thin ?lm resonator supported on the ?rst surface of 
the substrate closely adjacent the active device, the 
thin ?lm resonator having a lower conductive elec’ 
trode deposited directly on the semiconductor 
substrate, and 
5,075,641 
13 
metallization interconnecting the active device and 
the thin ?lm resonator in such a way that the thin 
?lm resonator is connected to serve as a frequency 
selective element for the oscillator, the intercon 
necting metallization also serving as one of the thin 
?lm resonator electrodes. 
2. The combination as set forth in claim 1 wherein the 
thin ?lm resonator includes a resonating membrane, and 
an aperture formed in the second surface of the sub 
strate and penetrating to the resonating membrane so as 
to free said resonating membrane for oscillation. 
3. The combination as set forth in claim 2 wherein the 
thin ?lm resonator‘ is a stacked crystal ?lter having a 
?rst port comprising the lower conductive electrode, a 
?rst piezoelectric ?lm, and an intermediate electrode, 
and a second port comprising the intermediate elec 
trode, a second piezoelectric ?lm, and an upper elec 
trode. 
4. The combination as set forth in claim 3 wherein the 
stacked crystal ?lter is connected in a feedback path of 
the ampli?er to serve as the frequency selective element 
of the cointegrated oscillator 
5. The combination as set forth in claim 2 wherein the 
aperture is an etched aperture formed in a selective 
etching process to which the thin ?lm resonator and 
active device are subjected. 
6. A cointegrated high frequency oscillator having a 
thin ?lm resonator connected to an ampli?er as the 
frequency selective element of the oscillator, and com 
prising, in combination: 
a semiconductor substrate having a pair of opposed 
generally planar parallel surfaces, 
active devices comprising the ampli?er formed on 
the ?rst surface of the semiconductor substrate, the 
active devices having patterned regions of dopant 
impurities disposed to function as said active de 
vices, 
a ?rst metallization layer forming a conductive pat 
tern on the ?rst surface of the semiconductor sub 
strate interconnected to the active devices, the 
conductive pattern also having an electrode por 
tion serving as an electrode of the thin ?lm resona 
tor, 
thin oriented piezoelectric ?lm deposited on the 
electrode portion of the conductive pattern to 
serve as a piezoelectric element of the thin ?lm 
resonator, 
a second metallization layer deposited over the piezo 
electric ?lm for serving as a second electrode of the 
thin ?lm resonator, the second metallization layer 
being interconnected to the active device to cause 
the ampli?er and the thin ?lm resonator to function 
in circuit interrelationship as a high frequency os 
cillator, and 
the thin ?lm resonator and active devices being juxta 
posed on the semiconductor substrate so that all of 
the interconnections between the thin ?lm resona 
tor and the active devices are accomplished by 
integrated metallization layers. 
7. The combination as set forth in claim 6 wherein the 
thin ?lm resonator further includes a an aperture etched 
in the semiconductor substrate penetrating the second 
surface of the substrate and reaching to the ?rst metalli 
zation layer below said electrode portion, the aperture 
in the substrate serving to free the thin ?lm resonator 
‘for vibration. 
8. The combination as set forth in claim 7 further 
including a second piezoelectric ?lm deposited on the 
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second metallization layer, and a third metallization 
layer deposited over the second piezoelectric ?lm, and 
serving as a third electrode in a stacked crystal ?lter 
comprising said ?rst through third metallization layers 
and said ?rst and second piezoelectric ?lms, whereby 
the thin ?lm resonator is con?gured as a stacked crystal 
?lter. 
9. The combination as set forth in claim 7 wherein the 
aperture is an etched aperture formed by a selective 
etching process to which the active devices and thin 
?lm resonator are resistant. 
10. The combination as set forth in claim 8 in which 
the stacked crystal ?lter is connected in the feedback 
path of the ampli?er. 
11. An application-speci?c cointegrated circuit 
formed on a semiconductor substrate having opposed 
?rst and second substantially planar surfaces for provid 
ing cointegrated high frequency oscillators comprising, 
in combination: 
a plurality of active devices formed on the ?rst sur 
face of the semiconductor substrate, 
a plurality of thin ?lm resonators each having at least 
a lower conductive layer serving as a lower elec 
trode, a thin oriented piezoelectric ?lm deposited 
on the lower electrode to serve as a piezoelectric 
element, and an upper conductive layer deposited 
on the piezoelectric ?lm serving as an upper elec 
trode, 
a plurality of ancillary devices positioned closely 
adjacent the plurality of active devices and the 
plurality of thin ?lm resonators, and 
an upper conductive layer also extending across the 
substrate for selectively interconnecting the closely 
integrated and juxtaposed plurality of active de 
vices, thin ?lm resonators, and ancillary devices to 
provide the cointegrated high frequency oscilla 
tors. 
12. The combination as set forth in claim 11 wherein 
the active devices, the thin ?lm resonators and the ancil 
lary devices include contact pads, and the upper con 
ductive layer is adapted to establish selective intercon 
nection between the contact pads for con?guring the 
cointegrated high frequency oscillator. 
13. The combination as set forth in claim 11 wherein 
the thin ?lm resonators comprise stacked crystal ?lters 
having an intermediate electrode between the lower 
and upper electrodes, and a pair of piezoelectric ?lms 
deposited intermediate the electrodes. 
14. The combination as set forth in claim 11 including 
apertures in the substrate below the thin ?lm resonators 
for freeing the resonators for vibration. 
15. A process for forming a cointegrated oscillator 
including active devices comprising an ampli?er and a 
thin ?lm resonator interconnected with the ampli?er to 
serve as the feedback element thereof, the process com 
prising the steps of: 
providing a planar semiconductor substrate having 
opposed generally planar parallel ?rst and second 
surfaces, 
forming the active devices on the ?rst surface of the 
semiconductor substrate by depositing dopant im 
purities in patterned areas to function as respective 
doped regions of the active devices, 
depositing a ?rst metallization layer on the ?rst sur 
face in electrical contact with at least some of the 
active regions of the active devices, the ?rst metal 
lization extending to a juxtaposed portion of the 
?rst surface of the substrate and having an area for 
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serving as a resonating portion of a thin ?lm reso 
nator, 
depositing a thin oriented ?lm of pure deielectric 
material over the resonating portion of the ?rst 
metallization layer to serve as a dielectric element 
of the thin ?lm resonator, 
depositing a second metallization layer over the di 
electric ?lm to serve as a second electrode of the 
think ?lm resonator, and 
etching an aperture in the second surface of the semi 
conductor substrate to remove an area of the sub 
strate from below the resonating portion of the thin 
?lm resonator, the step of etching employing a 
selective etching solution for removing the sub 
strate material in said area while leaving the active 
devices and thin ?lm resonator substantially unaf 
fected by the etching. 
16. The process as set forth in claim 15 wherein the 
step of forming the active devices comprises forming at 
least one trench isolated buried junction transistor for 
high frequency operation in the cointegrated oscillator. 
17. The process as set forth in claim 15 further includ 
ing the step of sputtering a second thin oriented ?lm of 
pure dielectric material over the second metallization 
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layer, depositing a third metallization layer over the 
second dielectric ?lm, and thereby to form a stacked 
crystal ?lter. 
18. The process as set forth in claim 15 wherein the 
step of etching comprises providing an etchant solution 
including a solution of hydrazine, quinoxaline and wa 
ter, and conditioning said etching solution by treating 
said solution with silicon and aging said treated solu 
tion, thereby rendering said preconditioned etching 
solution selective to silicon, the semiconductor sub 
strate comprising a silicon substrate. 
19. The process as set forth in claim 15 wherein the 
step of depositing a thin oriented ?lm comprises sputter 
ing said thin oriented ?lm and utilizing a dielectric lift 
off process to pattern the sputtered ?lm 
20. The process as set forth in claim 18 wherein the 
step of depositing a thin oriented ?lm comprises sputter 
ing said thin oriented ?lm and utilizing a dielectric lift 
off process to pattern the sputtered ?lm. 
21. The combination as set forth in claim 18 further 
including the step of utilizing the ?rst metallization 
layer as an etchant stop for the selective etching step 
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